


Revision History				
Rev	ECN #	Approved Date	Approved by	Notes
A	N/A	2-23-2018	Rizwan Murji	Initial Release
D1			Rizwan Murji	1) RC network on pin 28,29, Pin 26




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: LAUNCHXL-CC3235S	Designed for: Public Release	Mod. Date: 12/18/2018
TID #: N/A	Project Title: LAUNCHXL-CC3235(S & SF)	
Number: MCU014	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 1 of 7
Drawn By: Vince Rodriguez	File: MCU014B_D1_CoverSheet_SchDoc	Size: C
Engineer: Vince Rodriguez	Contact: http://www.ti.com/support	



EMULATION CIRCUIT



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.




The diagram illustrates the pin connections for the P1 and P3 headers of the Pico-IT8 board. It shows the following connections:

- Power and Ground:**
 - VCC_BRD and VBAT_CC are connected to the top of the P1 header.
 - VCC_5V is connected to the top of the P3 header.
 - GND is connected to the bottom of the P3 header.
- I2C Connections (Blue):**
 - P1: R74 (DNP), R76 (DNP), R80 (DNP), R84 (DNP), R86 (DNP), R92 (DNP), R96 (DNP), R98 (DNP), R100 (DNP).
 - P3: R77 (DNP), R81 (DNP), R85 (DNP), R89 (DNP), R93 (DNP), R97 (DNP), R99 (DNP), R101 (DNP).
- GPIO Connections (Red):**
 - P04_GPIO_13, P03_GPIO_12, P61_GPIO_06, P05_GPIO_14, P62_GPIO_07, P01_GPIO_10, P02_GPIO_11, P63_GPIO_08, P64_GPIO_09, P50_GPIO_30, P60_GPIO_05.
- Other Connections:**
 - PWR, ANA_IN, TX, TX+, ANA_IN, SPI_CLK, GPIO, SCL, SDA, I2S_PSYNC, I2S_CLK, I2S_DOUT, I2S_DIN.


SWAP MOSI/MISC

The schematic diagram illustrates the ADC driver circuit, which consists of four op-amp buffers (U11B, U11C, U11A, U11D) connected to the ADC inputs (ANA_IN1, ANA_IN2, ANA_IN3, ANA_IN4) and the LP_GPIOS pins. The circuit includes power supply connections (VCC_BRD, VCC_OPAMP), feedback capacitors (C70, C72, C73, C74), and various resistors (R117, R119, R116, R115, R118, R114, R126, R128, R122, R127, R129, R124, R125). The op-amp buffers are configured as voltage followers, providing a high-impedance input to the ADC. The feedback capacitors (C70, C72, C73, C74) are used to stabilize the op-amp buffers. The resistors (R117, R119, R116, R115, R118, R114, R126, R128, R122, R127, R129, R124, R125) are used to connect the op-amp buffers to the ADC inputs and the LP_GPIOS pins. The power supply connections (VCC_BRD, VCC_OPAMP) provide the necessary power to the op-amp buffers. The feedback capacitors (C70, C72, C73, C74) are connected between the output and the inverting input of each op-amp buffer. The resistors (R117, R119, R116, R115, R118, R114, R126, R128, R122, R127, R129, R124, R125) are connected between the op-amp buffers and the ADC inputs and the LP_GPIOS pins. The op-amp buffers are configured as voltage followers, providing a high-impedance input to the ADC. The feedback capacitors (C70, C72, C73, C74) are used to stabilize the op-amp buffers. The resistors (R117, R119, R116, R115, R118, R114, R126, R128, R122, R127, R129, R124, R125) are used to connect the op-amp buffers to the ADC inputs and the LP_GPIOS pins. The power supply connections (VCC_BRD, VCC_OPAMP) provide the necessary power to the op-amp buffers. The feedback capacitors (C70, C72, C73, C74) are connected between the output and the inverting input of each op-amp buffer. The resistors (R117, R119, R116, R115, R118, R114, R126, R128, R122, R127, R129, R124, R125) are connected between the op-amp buffers and the ADC inputs and the LP_GPIOS pins.


I2C BUS SELECTION





TEMP SENSOR




ACCELEROMETER




SWITCHES & RESET




POWER MANAGEMENT



LED INDICATORS





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: LAUNCHXL-CC3235S	Designed for: Public Release	Mod. Date: 12/17/2018
TID #: N/A	Project Title: LAUNCHXL-CC3235(S & SF)	
Number: MCU014	Rev: B	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 6 of 7
Drawn By: Vince Rodriguez	File: MCU014B_D1_AntennaRFSection.SchDoc	Size: B
Engineer: Vince Rodriguez	Contact: http://www.ti.com/support	

